An efficient method of Packaging Silicon IP and then testing /synthesizing it for multiple configurations has been described. It has been shown how with the help of a packaging/regression environment ...