This paper describes a modeling project to architect the bus topology and evaluate the read/write traffic patterns for a new multimedia System-On-Chip. Using the selected modeling and simulation ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback